



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/700,940 | 11/21/2000 | Shiro Sakiyama | 10873.589USW | 4531 |

7590 07/31/2003

Merchant & Gould
PO Box 2903
Minneapolis, MN 55402-0903

[REDACTED] EXAMINER

EVERHART, CARIDAD

[REDACTED] ART UNIT [REDACTED] PAPER NUMBER

2825

DATE MAILED: 07/31/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

| | | |
|---------------------------------|------------------|--|
| Application No. | SAKIYAMA ET AL. | |
| 09/700,940 | | |
| Examiner Caridad M. Everhart | Art Unit 2825 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 15 May 2003.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-4 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-4 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) Notice of References Cited (PTO-892)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____

4) Interview Summary (PTO-413) Paper No(s) _____.
5) Notice of Informal Patent Application (PTO-152)
6) Other: _____

The translation filed 5-15-03 is acknowledged.
Applicant's arguments with respect to claims 1-4 have been considered but are moot in view of the new ground(s) of rejection.

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claim Rejections - 35 USC § 103

Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Uchida (6,430,735B2) as relied upon in paper No. 11 in view of Fujima (US 5,682,105)

Uchida is relied upon as in paper No 11. Uchida discloses the placing of capacitors near to the logic gates (col. 1, lines 30-35) and in unused portions of the chip (col. 2, lines 3-12). The functional and the capacitor areas are in standard cells (col. 2, lines 55-59). Automatic design methods are used (col. 3, lines 26-32). Because the arrangement is in standard cells, once the automatic design is carried out, the arrangement can be used without further automatic design. With respect to the value of the capacitance, automatic design is known in the art for calculating the required values of the capacitance.

Uchida is silent with respect to the determining of the capacitance nor clock synchronization.

Fujima teaches that the logic gate circuit comprises a load capacitor which is connected to the power and ground and in which the load capacitance is determined (col. 3, lines 45-51 and col. 5, lines 5-8). This occurs automatically, and is interpreted as encompassing clock synchronization, which is well known in the art

Art Unit: 2825

One of ordinary skill in the art would have been motivated to have determined the load capacitance value of the capacitor cells in the method taught by Uchida to correspond to a drive load capacity value of the logic gate cells because Fujima teaches that .in the operation of a circuit including a logic gate, the load capacitance is determined such that it is related to the drive load capacity of the logic gate so that in one case the power is through the power cell to ground as taught by Fujima.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Caridad M. Everhart whose telephone number is 703-308-3455. The examiner can normally be reached on Monday through Fridays 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on 703-308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

C. Everhart
CARIDAD EVERHART
PRIMARY EXAMINER

C. Everhart
July 28, 2003